Verilog code sample for the flip-flop/register triggered with a positive-edge clock.

module flop (Clk, D, Q);
input C, D;
output Q;
reg Q;


always @(posedge Clk)
begin
Q = D;
end
endmodule

People found these links also interested and knowledgeable

Register Transfer Language Discussions

• Good verilog coding styles
• Thoughts of an Good RTL designer