Verilog code sample for 8bit * 4bit multiplier.

module multiplier(A, B, Result);
input [7:0] A;
input [3:0] B;
output [11:0] Result;

assign Result = A * B;
endmodule

People found these links also interested and knowledgeable

Register Transfer Language Discussions

• Good verilog coding styles
• Thoughts of an Good RTL designer