Verilog code sample for 8bit comparator.

module comparator(A, B, Comp);
input [7:0] A;
input [7:0] B;
output Comp;

assign Comp = A >= B ? 1'b1 : 1'b0;
endmodule

People found these links also interested and knowledgeable

Register Transfer Language Discussions

• Good verilog coding styles
• Thoughts of an Good RTL designer