Verilog code sample for 8bit adder.

module 8bit_adder(in1, in2, SUM);
input [7:0] in1;
input [7:0] in2;
output [7:0] SUM;

assign SUM = in1 + in2;
endmodule

People found these links also interested and knowledgeable

Register Transfer Language Discussions

• Good verilog coding styles
• Thoughts of an Good RTL designer