Verilog code sample for 8bit subtractor.

module subtractor(A, B, Result);
input [7:0] A;
input [7:0] B;
output [7:0] Result;

assign Result = A - B;
endmodule

People found these links also interested and knowledgeable

Register Transfer Language Discussions

• Good verilog coding styles
• Thoughts of an Good RTL designer