online Verilog Code for shiftregister
Verilog code sample for shiftregister.
module shift (Clk, Shift_in, Shift_out);
input Clk,Shift_in;
output Shift_out;
reg [7:0] tmp;
always @(posedge Clk)
begin
tmp = tmp << 1;
tmp[0] = Shift_in;
end
assign Shift_out = tmp[7];
endmodule
People found these links also interested and knowledgeable
Register Transfer Language Discussions
* Good verilog coding styles
* Thoughts of an Good RTL designer
Pool of Chip Articles are available.....
|
