e Verilog Code for priority encoder
Verilog code sample for priority encoder
module priority (select, code);
input [7:0] select;
output [2:0] code;
reg [2:0] code;
always @(select)
begin
if (sel[0]) code <= 3'b000;
else if (sel[1]) code <= 3'b001;
else if (sel[2]) code <= 3'b010;
else if (sel[3]) code <= 3'b011;
else if (sel[4]) code <= 3'b100;
else if (sel[5]) code <= 3'b101;
else if (sel[6]) code <= 3'b110;
else if (sel[7]) code <= 3'b111;
else code <= 3'bxxx;
end
endmodule
People found these links also interested and knowledgeable
Register Transfer Language Discussions
* Good verilog coding styles
* Thoughts of an Good RTL designer
Pool of Chip Articles are available.....
|
