online Verilog Code for divider
Verilog code sample for divider
module divider(DI, Dout);
input [7:0] DI;
output [7:0] Dout;
assign Dout = DI / 2;
endmodule
People found these links also interested and knowledgeable
Register Transfer Language Discussions
* Good verilog coding styles
* Thoughts of an Good RTL designer
Pool of Chip Articles are available.....
|
