AddThis Social Bookmark Button
VLSI Chip Design & Development

                 - dedicated to designers
Google
 

Home  |  Knowledge Centre  |  Tutorial House  |  Forum  |  Contribute Content  |  Disclaimer  |  Privacy  |  Contact Us


Chip Bus functional models

If you like this article, Appreciate to social bookmark it
AddThis Social Bookmark Button


A bus functional model (BFM), is a kind of modelling the bus using task or with functional calls, where the datas are represented as parameters to the functional calls. BFM specifies bus operations, specific to protocols like the read and write, burst transfers, idle, resets , interrupts and idle modes.

Why transactors are preferred?

  • It is easy to be driven from a testbench
  • Due to security reasons when we do not have the full RTL code we can mimic the scenario in a BFM.
  • Easy to report interface timings
  • Highly reusable

What are the challenges involved in modelling a BFM?

  • Difficult to model multiple bus-masters
  • Split addresses
  • Data bus tenures
  • Incorporating bus-arbitrating schemes